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Abstract
This paper presents techniques to model the impact of
parametric faults on the performance of programmable ca-
pacitor arrays (PCAs). Closed-form equations are derived
for estimating ranges of parametric faults that can be de-
tected by integrator-based PCA testing circuits. Methods
to improve PCA testing efﬁciency are discussed and experi-
mental results are reported.
1 Introduction
With the increasing use of Field Programmable Analog
Arrays (FPAAs) in electronic design, testing of FPAA cir-
cuits has attracted signiﬁcant research interests from the
testing community. Research work has been reported on
testing circuits implemented on FPAAs [10, 16, 4, 8, 11,
13, 14, 3, 12]. Efforts have also been devoted to systemati-
cally testing hardware resources on FPAA platforms [1, 6].
Among various reconﬁgurable components, programmable
capacitor arrays (PCAs) are important building blocks in
switched-capacitor (SC) based FPAAs and, hence, should
be thoroughly tested. Previously, SC-integrator based built-
in-self-testing (BIST) techniques were proposed in [2] for
testing PCAs on FPAA platforms. In this work, we inves-
tigate the efﬁciency of the integrator-based PCA BIST cir-
cuits in single-fault scenarios. Closed-form equations are
derived for estimating the ranges of parametric faults that
can be detected. Techniques to improve PCA testing efﬁ-
ciency are also discussed.
The rest of the paper is organized as follows. Section 2
explains preliminaries of this work. Section 3 develops tech-
niques to estimate detectable ranges of PCA parametric faults.
Methods to improve the efﬁciency of PCA BIST circuits are
discussed in Section 4. Experimental results are provided in
Section 5 and the paper is concluded in Section 6.
†This material is based upon work supported by the National Science
Foundation under Grant No. 0448357.
2 Preliminaries
2.1 PCA fault models
A PCA normally contains a set of binary-weighted ca-
pacitor branches connected in parallel. For each capaci-
tor branch, a serial switch is used to conﬁgure the connec-
tion between this branch and the rest of the capacitors. To
achieve good capacitor matching, all PCA binary-weighted
capacitor branches are made of equally-sized small capaci-
tors, which are referred to as unit capacitors.
(a) (b) (c) (d)
C Rleak
Rb
Ron Roff
Figure 1. PCA parametric faults.
Various parametric faults may occur in a PCA. A unit
capacitor may not have the correct value. This is called unit
capacitor fault. Leakage paths may exist in the isolation
layer between the two terminals of a unit capacitor, leading
to a leakage fault whose fault model is given in Figure 1(a).
Due to dust or excess metal, two interconnects ideally iso-
lated may become connected through a resistive path. This
is called bridge fault and its fault model is shown in Fig-
ure 1(b). Switches used in PCAs are normally implemented
using transmission gates. Their switching characteristics
can be deteriorated by excessively large on-resistance or ex-
cessively small off-resistance [7]. These two types of faults
are referred to as large on-resistance fault (Ron fault) and
small off-resistance fault (Roff fault), as modeled in Fig-
ure 1(c) and (d), respectively. Note that only a subset of
parametric faults associated with switches are discussed in
the above description. Other parametric faults such as Gate
Oxide Short (GOS) faults, are not included because they can
be detected by other testing methods such as IDDQ test-
ing [9].
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2.2 Integrator-based PCA testing tech-
niques
A previously proposed integrator-based PCA BIST cir-
cuit [2] is depicted in Figure 2. Assuming CA = CB and
both fault-free, the output of the integrator should be ide-
ally at the signal ground level as the net charge transferred
from both CA and CB to Cf is zero during each integration
cycle. Otherwise net charge will be accumulated at capac-
itor Cf , resulting in the integrator output to deviate from
the signal ground level. During the testing process, the in-
tegrator output is fed to a window comparator after a ﬁxed
number of integration cycles. If the difference between the
signal ground and the integrator output is within the range
of [−V, V], where V is referred to as the window com-
parator threshold, the comparator output is logic 1 to indi-
cate that the circuit is fault-free. Otherwise, the comparator
output is logic 0 marking the occurrence of faults.
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Figure 2. Integrator-based PCA BIST circuit.
The integrator output normally does not remain at the
signal ground level even in fault-free cases, due to capacitor
mismatches, channel charge injection, clock feedthrough,
and not fully canceled input offset voltage of the operational
ampliﬁer (op-amp). We use V maxk to denote the largest pos-
sible integrator output after k integration cycles in fault-free
scenarios. The value of V maxk can be estimated through cir-
cuit analysis or by performing Monte Carlo or corner sim-
ulations. Typically, the window comparator threshold V is
selected to be slightly larger than V maxk [5, 15]. Also, a
fault is more difﬁcult to be detected if the fault and circuit
parasitics cause opposite effects on the integrator output. In
this case, a fault can be detected only if the total charge
that is transferred to Cf by the fault effect is greater than
Cf · (V + V maxk ).
3 Estimating Detectable Parametric Faults
Among the ﬁve PCA parametric faults discussed in Sec-
tion 2.1, unit capacitor faults can be directly converted to ca-
pacitance difference between the integrator input branches.
Consequently, the detectable range of unit capacitor faults
can be easily estimated. In this section, we develop tech-
niques to estimate detectable ranges of the other parametric
faults.
3.1 Ranges of detectable Ron faults
An Ron fault increases the circuit RC delay and, con-
sequently, prevents the capacitor from being fully charged
(or discharged) during the corresponding clock phase. As a
result, there will be less charge transferred from the faulty
input branch to the integrator feedback capacitor. The same
effect can be achieved by eliminating the large on-resistance
and reducing the capacitor value. Therefore, an Ron fault
can be modeled by a fault-free circuit with an attenuated
capacitor as shown in Figure 3. The attenuation factor α,
R
C
on
V α CV .in inVc
φ φ1 2 φ φ1 2
Figure 3. ModelingRon faults by capacitor attenu-
ation.
which is the ratio of the reduced capacitor value to its orig-
inal value, is derived as follows. We use V kc to denote the
voltage across Capacitor C after φ1 phase of the kth clock
cycle. Then, we have the relation:
V kc = Vin · (1 − μ) + V k−1c · μ2 (1)
where μ = e
−T
2·Ron·C and T is the period of the clock used
in the circuit. This recursive equation can be re-written as:
V kc = Vin · (1 − μ) ·
1− μ2·(k+1)
1− μ2 + V
0
c · μ2·k (2)
where V 0c is the initial voltage across Capacitor C. When
the value of Ron · C is much less than T2 , μ is very small.
Consequently, the above equation can be approximated as:
V kc = Vin · (1− μ) (3)
During the kth clock cycle charge transferred by Capacitor
C can be calculated as:
Q = C · V kc · (1− μ) = C · Vin · (1− μ)2
Hence, the capacitor attenuation factor is:
α = (1− μ)2 (4)
Figure 4 compares the amounts of transferred charge that
are obtained from circuit simulation and estimation using α.
Note that the on-resistance values shown in the ﬁgure are
normalized by the maximum allowed on-resistance value
Rmax, which is deﬁned as the resistance that guarantees at
the end of a charging cycle the voltage across the capacitor
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reaching 99.9% of its ideal value. The relative error be-
tween estimation and simulation is also shown in the ﬁgure.
It indicates that the capacitor attenuation model is quite ac-
curate when Ron < 4.5 ·Rmax. As shown in later sections,
the minimum detectable Ron faults normally have values
smaller than 4 · Rmax. Therefore, the capacitor attenuation
model works well for estimating detectable ranges of Ron
faults.
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Figure 4. Comparison of predicted and simulated
charge transfer.
Without losing generalities, we assume an Ron fault oc-
curs at PCA CA in Figure 2. As a result, the net charge
transferred to Cf due to the Ron fault is:
ΔQ = α · CA · Vin − CB · Vin (5)
According to the previous discussion, the condition to de-
tect this fault after k integration cycles is:
k ·ΔQ ≥ Cf · (V + V maxk ) (6)
From this inequality, the range of detectableRon faults can
be solved as:
Ron ≥ −T2 · CA ·
1
ln(1−√αmin) (7)
where αmin is:
αmin = 1− (V + V
max
k )
k · Vin ·
Cf
CB
(8)
3.2 Ranges of detectable Roff and bridge
faults
Although Roff and bridge faults are due to different
mechanisms, they affect the integrator circuit in a similar
manner. Hence, we can develop a single method to pre-
dict the detectable ranges of Roff or bridge faults. Due
to an Roff or bridge fault, an extra RC network, consist-
ing of Rx and Cx, will participate in charge transfer dur-
ing integration operations as shown in Figure 5. As de-
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Figure 5. Effect ofRoff faults or bridge faults
scribed early, the voltage across capacitor Cx can be calcu-
lated using Equation 2. The most difﬁcult detectable Roff
or bridge fault results in large Rx value, and its correspond-
ing μ value is close to 1. Therefore, in this case Equation 2
can be simpliﬁed as:
V kc = V
0
c · μ2·k (9)
After k integration cycles, extra charge Qk transferred by
the RxCx network, introduced by either an Roff or bridge
fault, can be calculated as:
Qk = V 0c Cx
1− μ2(k+1)
1− μ2 (1− μ) ≈ VinCx
1− μ2(k+1)
2
(10)
In the above derivation, we assume V 0c = Vin and use the
approximation of μ ≈ 1.
A more accurate approximation of Equation 2 is:
V kc =
1
2
· Vin · (1 − μ2·(k+1)) + V 0c · μ2·k (11)
From this equation, Qk can be estimated as:
Qk =
1
2
k(1 − μ)CxVin − 14(1− μ
2·(k+1))CxVin
+
1
2
(1 − μ2·(k+1))CxV 0c (12)
Assuming V 0c = Vin, the above equation can be simpliﬁed
as:
Qk =
1
2
k(1− μ)CxVin + 14(1− μ
2(k+1))CxVin (13)
For the convenience of discussion, we refer to Qk estima-
tion methods described by Equations 10 and 13 as Model
1 and Model 2, respectively. Figure 6 compares estimated
charge with circuit simulation results. Two Rx values, which
are given in terms of Rmin in the ﬁgure, are used in the
comparison. Rmin is the minimum required resistance that
can practically isolate Cx from Capacitor C. Its value is
selected such that the charge transferred by the RxCx net-
work during one clock cycle is less that 0.1% of Cx · Vin.
The comparison shows that both models are accurate when
Rx value is close to Rmin (e.g. Rx = 0.5 · Rmin). When
Rx value is signiﬁcantly smaller than Rmin (e.g. Rx =
0.1 · Rmin). Model 1 loses its accuracy quickly with the
increase of integration cycles. However, Model 2 keeps its
accuracy intact.
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Figure 6. Comparison of charge from simulation
and estimation.
The condition for an Roff or bridge fault to be detected
is: Qk ≥ Cf · (V + V maxk ). As the ﬁrst attempt, Model 1
can be used with the above condition to ﬁnd the detectable
ranges of Roff or bridge faults as:
Rx ≤ −T · (k + 1)
Cx · ln (1 − 2 · Cf ·(V+V
max
k
)
Cx·Vin )
(14)
If the obtained Rx is signiﬁcantly smaller than Rmin, it in-
dicates that the estimation result may not be accurate. Then,
Model 2 has to be used for a more accurate estimation. In
this approach, the value of μ, denoted as μc, that makes
Qk = Cf · (V + V maxk ) can be obtained by solving the
following equation:
μ2·(k+1)c + 2 · k · μc − b = 0 (15)
where b is:
b = 2 · k + 1− 4 · Cf
Cx
· V + V
max
k
Vin
(16)
Various mathematical packages can be used to numerically
ﬁnd μc solutions. In practical cases, b is always positive,
which guarantees that Equation 15 has at least one positive
real root. Once μc is obtained, the maximum detectable
Roff or bridge fault can be estimated as:
Rmaxx = −
T
2 · Cx · lnμc (17)
3.3 Ranges of detectable leakage faults
The leakage fault in PCA CA will result in a DC path
from the integrator input to the virtual ground node during
φ2 phase as shown in Figure 7. Since difﬁcult detectable
leakage faults are normally associated with PCA branches
with large capacitor values, the on-resistance of switches in
the capacitor charging path has to be considered for a more
accurate estimation. In the following discussion, we use
Rsw to denote the total on-resistance of switches. During
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Figure 7. Modeling PCA leakage faults.
clock φ2 phase, the voltage across CA as well as Rleak is
described as:
VCA(t) = Vin · (1 − e
−t
Rsw·CA ) (18)
Hence, the charge transferred to Cf by Rleak during one
clock cycle is:
Ql =
∫ T
2
0
VCA(t)
Rleak
· dt ≈ Vin
Rleak
· (T
2
−Rsw · CA)
Similarly, the condition for detecting the leakage fault after
k clock cycles is: k · Ql ≥ Cf · (V + V maxk ). Therefore,
we can ﬁnd the range of detectable leakage faults as:
Rleak ≤ Vin
V + V maxk
·
T
2 −Rsw · CA
Cf
· k (19)
4 Techniques to Improve Testing Efﬁciency
4.1 Reducing the impact of comparator
threshold variations
The window comparator threshold is selected slightly
larger than the fault-free integrator output in order to pre-
vent testing circuits from labeling good devices as faulty
due to measurement inaccuracy. Since the testing circuits
do not involve off-chip connections, the measurement inac-
curacy is mainly dominated by window comparator thresh-
old variations, which are often described by a mean value
V¯ and a standard deviation vσ . A sound design approach
is to select V¯ larger than V maxk by 3 · vσ . Assuming that
the variation of the comparator threshold follows Gaussian
distribution, this approach guarantees that the possibility to
label a good device faulty is smaller than 0.3%. It is also
easy to see that 99.7% of all the comparators have thresh-
old in the range [V¯−3·vσ , V¯+3·vσ ]. Therefore, V¯+3·vσ
can be practically treated as the comparator threshold in the
worst case.
Substituting V = V¯ + 3 · vσ into Equations 7 and 8,
the minimum detectable Ron faults can be estimated. As-
suming CA = CB = 20pF and Cf = 8pF , the estimated
detectable fault values are plotted in Figure 8. Three com-
parator threshold standard deviations, vσ = 10mv, 20mv,
and 40mv, are selected in the study and their correspond-
ing detectable faults are plotted using solid, dot, and dash
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lines, respectively. It is not a surprise to see that the fault
detection capability is degraded when vσ is large. The plot
also reveals that increasing integration cycles can partially
overcome the negative impact caused by large vσ . For ex-
ample, to detect a large on-resistance fault that has the value
of 1.2 ·Rmax, if comparator vσ is 10mV, only 4 integration
cycles are needed in the testing process. However, if the
comparator vσ is 40mV, 14 integration cycles have to be
performed to achieve the same level of fault detection capa-
bility. With the increase of integration cycles, comparator
thresholds, indicated by solid lines with legends in Figure 8,
have to be increased accordingly. Although this case study
is based onRon faults, the conclusion is applicable to other
parametric faults
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Figure 8. DetectableRon vs. integration cycles
.
4.2 Setting proper circuit initial conditions
The discussion in Section 3.2 indicates that charge trans-
ferred by the RxCx network (resulted from an Roff or
bridge fault) depends on the initial voltage V 0c across ca-
pacitor Cx. Figure 9 compares charge transferred by the
RxCx network with circuit initial conditions of V 0c = 0 and
V 0c = Vin. It shows that there is signiﬁcantly more charge
transferred by the RxCx network when V 0c = Vin. As a re-
sult, larger ranges ofRoff and bridge faults can be detected
if testing operations start with the initial circuit condition of
V 0c = Vin. To set up the proper initial condition for PCA
BIST circuits, a set of selected switches can be kept close
for a time period that is approximately Rmin · Cx to allow
Capacitor Cx be fully charged before starting integration
operations. This can be easily achieved with the help of
simple clock gating circuits.
5 Experimental Results
Circuit simulations are conducted to investigate the efﬁ-
ciency of PCA testing circuits. In our simulation setup, each
PCA contains 8 binary-weighted capacitors and its value
can be programmed from 1 to 255 unit capacitance, which is
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Figure 9. Detectable Roff faults vs. different cir-
cuit initial condition.
400fF. CAB switches are implemented using CMOS trans-
mission gates. The sizes of PMOS and NMOS transistors in
the transmission gate are selected to be the same (10μ/0.4μ)
in order to minimize channel charge injection and clock
feedthrough. The clock frequency used in the experiment
is 1MHz, and the power supply is 3.3V. To reduce simula-
tion time, an op-amp macromodel [2] is used in simulation.
The minimum detectable Ron faults and maximum de-
tectableRoff and leakage faults obtained from circuit sim-
ulation and estimation are compared in Figure 10. Because
Roff and bridge faults share the same estimation model,
comparison between simulated and estimated bridge faults
are not included in the paper for the reason of conciseness.
It shows that the developed estimation techniques can rea-
sonably predict the ranges of detectable parametric faults
when the numbers of integration cycles are small. The dif-
ference between estimation and simulation results increases
when the number of integration cycles is rising. This is due
to the accumulated circuit parasitic effects, including chan-
nel charge injection, clock feedthrough, and op-amp settling
time. It is observed that simulation results become closer to
estimation values with increasing op-amp gain and decreas-
ing settling time. Also, reported in Figure 10 are faults oc-
curred at positions that make the faults most difﬁcult to be
detected (e.g. Ron and Roff faults in 1C branch, leakage
fault in 128C branch). For faults occurring at other posi-
tions, smaller difference between simulation and estimation
results are observed. Future efforts will be directed toward
the investigation of techniques that minimize circuit para-
sitic effects in the estimation of detectable PCA parametric
faults. Here we have considered only single fault scenarios.
Although fault cancellation happens in multiple-fault sce-
narios, the existence of multiple fault often makes it easy
to detect PCA faults when using the integrator-based PCA
BIST circuits. Thus, the predicted capability for detecting
single faults is a reasonable metric to measure the efﬁciency
of the PCA BIST circuits.
Table 1 compares the required number of integration cy-
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Figure 10. Comparing detectable parametric faults from simulation and estimation.
cles that guarantee the probability of detecting the given
faults is higher than 0.997 in the occurrence of comparator
threshold variations with V = 200mV. It shows PCA BIST
circuits using window comparators that have large thresh-
old deviations require longer testing time in order to achieve
the same level of fault detection capability as BIST circuits
which use comparators with small vσ . This is consistent
with the analysis in Section 4.1. Table 2 lists the maximum
detectable Roff and bridge faults when the testing opera-
tions start with different circuit initial conditions. The re-
ported faults are detected within 20 integration cycles. The
results clearly support the conclusion drawn in Section 4.2.
Table 1. Required integration cycles
Parametric Threshold standard deviation
faults 5mV 15mV 30mV
Ron = 170KΩ 18 20 24
Roff = 110MΩ 20 23 27
Rbridge = 95MΩ 18 20 25
Rleak = 1MΩ 22 26 29
Table 2. DetectableRoff and bridge faults.
Parametric Circuit initial conditions
faults V 0c = Vin V 0c = 0
Roff 270MΩ 35MΩ
Rbridge 220MΩ 21.5MΩ
6 Concluding Remarks
In this work, circuit models are developed to study the
impact of PCA parametric faults on SC integrator circuits.
These models can be potentially extended to model para-
metric fault effects in general SC circuits. Based on the de-
veloped circuit models, closed-form equations are derived
for estimating the ranges of detectable PCA parametric faults.
Also, techniques to improve the efﬁciency of integrator-
based PCA testing circuits are presented.
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